A pipelined RISC processor design for the Microprocessors course.