Digital implementation of machine learning classifiers for the VLSI Design Lab.