A RISC-V vector processor developed for the Computer Architecture course at Princeton University.